3105 Engineering Building “ AUTOMATED ADDITION OF FAULT - TOLERANCE VIA LAZY REPAIR AND GRACEFUL DEGRADATION ”
نویسندگان
چکیده
منابع مشابه
Heterogeneous BISR-approach using System Level Synthesis Flexibility
| We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multiprocessor platform using the heterogeneous builtin-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection exibility. We also developed a hardware ...
متن کاملReliability Modeling and Analysis of a Wireless Transmission as a Repairable system
Reliability of wireless transmission has been identified as an instrumental property in future 5G wireless systems due to the service expansion of 3GPP networks into domains such as Automotive and Industry. Apriori indication of the availability of the transmission link would enable oppurtunistic scheduling of safety critical services/applications when the link conditions are fair enough. Tradi...
متن کاملA Self-Repairing Execution Unit for Microprogrammed Processors
The emerging field of self-repair computing could have a major impact on deployable systems for space missions and defense applications. These systems must survive and perform at optimal functionality for long durations in unknown, harsh, and/or changing environments. Examples of such applications include outer solar system exploration, missions to comets and planets with severe environmental c...
متن کاملSwitching Time Matrix Between TasksTask
We propose a novel methodology for designing fault-tolerant real-time system to achieve optimal productivity on a single-chip multi-processor platform using the heterogeneous built-in-self-repair(BISR) based graceful degradation and yield enhancement technique as an embedded optimization engine which exploits task-level scheduling and algorithm selection exibility. We also developed a hardware ...
متن کاملA Pragmatic Approach to On-Line Testing
Modeling and simulation of time domain faults in digital systems p. 5 Sizing CMOS circuits for increased transient error tolerance p. 11 Low-area on-chip circuit for jitter measurement in a phase-locked loop p. 17 Necessary and sufficient conditions for the existence of totally self-checking circuits p. 25 Self-checking code-disjoint carry-select adder with low area overhead by use of add1-circ...
متن کامل